Figure 8.7 Circuit for Inferred Flip-flop with Asynchronous Reset

Circuit for Inferred Flip-flop with Asynchronous Reset figures/x8634.gif