Figure 8.11 Circuit for an Inferred Flip-flop with Synchronous Reset Input

Circuit for an Inferred Flip-flop with Synchronous Reset Input figures/x8637.gif