Figure 8.21 Circuit for a Three-State Inferred with Registered Enable