Xilinx M1.5 Libraries Guide... |
ÀÚ¼¼ÇÑ ³»¿ëÀº ¾Æ·¡ÂÊÀ» Âü°íÇϽñ¸¿ä... Foundation
/ Alliance 1.5¿¡ µé¾îÀÖ´Â Libraries GuideÀÔ´Ï´Ù... 1.4ÆÇÀÇ °æ¿ì ÇÑ
°³ÀÇ ÆÄÀÏ·Î ¸¸µé¾ú´Âµ¥ ±×·¯´Ï±î ÆÄÀÏÀÇ Å©±â°¡ ³Ê¹« Ä¿Áö´Â ¹®Á¦°¡ ÀÖ¾ú½À´Ï´Ù...
±×·¡¼ À̹ø¿¡´Â °¢À庰·Î ºÐ¸®¸¦ ÇØ¼ Á¦ÀÛÀ» ÇÏ¿´½À´Ï´Ù... ¾Æ·¡ÀÇ
¸ñÂ÷¸¦ Âü°íÇϼż ÇÊ¿äÇϽг»¿ë¸¸À» ¹ÞÀ¸½Ã¸é µÇ°Ú³×¿ä... (´ÙÇÊ¿äÇѰ¡...?!) ¿ª½Ã ±¹³»¿¡ Àú¹Û¿¡ ¾øÀ»°Ì´Ï´Ù... (¶Ç ±¤°í¼º
¹ß¾ð...) (1998.11.12)
* M1.5¿¡¼ Áö¿øÇÏ´Â Device
- XC3000A, XC4000E, XC4000EX/XL/XLA/XV, XC5200, SPARTAN, SpartanXL, VIRTEX,
XC9500, XC9500XL...
Cover
Title
[3ÂÊ
13,894 ¹ÙÀÌÆ®]
Libraries Guide, Preface, Conventions
Chapter
1
[8ÂÊ
38,507 ¹ÙÀÌÆ®]
Xilinx Unified Libraries
Chapter
2
[81ÂÊ
200,650 ¹ÙÀÌÆ®]
Selection Guide
Chapter
3
[82ÂÊ
825,383 ¹ÙÀÌÆ®]
Design Elements (ACC1 to BYPOSC)
Chapter
4
[145ÂÊ
1,423,100 ¹ÙÀÌÆ®]
Design Elements (CAPTURE_VIRTEX to DECODE64)
Chapter
5
[98ÂÊ
508,538 ¹ÙÀÌÆ®]
Design Elements (F5MAP to FTSRLE)
Chapter
6
[70ÂÊ
350,159 ¹ÙÀÌÆ®]
Design Elements (GCLK to KEEPER)
Chapter
7
[77ÂÊ
412,067 ¹ÙÀÌÆ®]
Design Elements (LD to NOR16)
Chapter
8
[83ÂÊ
430,588 ¹ÙÀÌÆ®]
Design Elements (OAND2 to OXOR2)
Chapter
9
[48ÂÊ
277,035 ¹ÙÀÌÆ®]
Design Elements (PULLDOWN to ROM32X1)
Chapter
10
[59ÂÊ
373,489 ¹ÙÀÌÆ®]
Design Elements (SOP3 to XORCY_L)
Chapter
11
[93ÂÊ
638,537 ¹ÙÀÌÆ®]
Design Elements (X74_42 to X74_521)
Chapter
12
[175ÂÊ
825,063 ¹ÙÀÌÆ®]
Attributes, Constraints, and Carry Logic
Copyleft Chang-woo,YANG