Synchronous Design
Be careful not to glitch a clock signal
Be careful not to glitch an asynchronous set or reset
The FF in fast FPGAs can respond to very narrow “glitch” pulses
An easy rule to follow is “Never source a clock, asynchronous set or asynchronous reset signal from combinatorial logic”