Avoid Gated Clock and Reset

Or separate input signal changes by at least a CLB delay to minimize the likelihood of a glitch

Carry

3-Bit Counter

Carry-1

3-Bit Counter

CLB Delay

Move gating to non-clock pin to prevent glitch from affecting logic