State Machine Design Tips
State
A1
State
A2
State
B
cond1
State
B
cond1
cond1
Split complex states
Need to minimize number of inputs, not number of flip-flops, in FPGAs
Complex states may be improved by breaking up into additional simpler states
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â