Define Global Synchronous Delays (1)

• The clock period creates 3 types of global constraints:

• All input ports to sequential Elements (1)

  • Setup of flip-flop or latch is included

• Sequential Element to all output ports (2)

  • Flip-Flop Clock to Q delay is included

• Sequential Element to Sequential Element (3)

• All constraints have the same value by default

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기