XC5200 Architecture Overview

• XC5200 first FPGA to combine:

  • 0.6um CMOS SRAM process
  • Triple-layer metal (TLM)
  • New, process-optimized architecture

• Result: FPGA Efficiency Breakthrough

  • Most gates / mm2
  • More routing for less cost

• Architecture Highlights:

  • VersaBlockTM logic module
  • VersaRingTM I/O interface
  • General Routing Matrix (GRM)

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기