Complete Xilinx Design Flow
Three Easy Steps
Design Entry
Design
Verification
Design
Implementation
Functional Simulation
Timing Simulation
(Back-annotation)
Schematic Entry
Text-based Entry
Simulation
In-circuit Verification
Map, Place &
Route
Map &
Interconnect
FPGA
EPLD
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â