FPGAs are Good Enough Better
Deep submicron ASIC design is difficult
- second-order effects burden the traditional logic abstraction
- system designer needs help from EE
Verification is very time consuming
Hardware/software integration is delayed
- until a working chip is delivered.