After FSM Entry...
Generate the HDL code by using the command Synthesis>HDL Code Generation
The text file can be viewed if desired
Synthesize the logic using with the command Synthesis>Synthesize
Repair any warnings or messages that arise during compilation
Insert the symbol into the top-level schematic