Creating a High-Speed Clock

2X

2X

DLL2

DLL1

90 MHz

180 MHz

45 MHz

• Logic sometimes needs to operate faster than the available clock

  • multiple RAM accesses in a single cycle
  • low-speed PCB clock distribution for power or noise reduction

• Virtex DLLs can double and redouble incoming clocks

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기