Tips for Configuration Debug
Check Configuration pins and contention
Check for Clean connections between FPGA and source
Watch timing requirements in peripheral and slave modes
Examine DOUT and CCLK outputs even if not used
Try XChecker cable or different FPGA
Debug daisy chain one at a time, in sequence order