Creating Latches in Verilog

The following code shows how to create registered latches using Verilog.

always@(GATE,DIN)

begin
if(GATE)

DOUT =DIN;

end