Creating Latches in VHDL

The following code shows how to create registered latches using VHDL.

process (GATE, DIN)
begin

if GATE='1' then --GATE is active High

DOUT <= DIN;

end if;

end process;