Components of a Verilog Module

module Module_name (Port_list)

Port declarations (if ports are present)

Parameters (optional)

Data type declarations

Continuous Assignments (assign)

Procedural Blocks (initial and always)

- behavioral statements

Instantiation of lower-level modules

Tasks and Functions

Timing Specifications

endmodule