Instantiation of Gate Primitives
- <gate_name> - The name of gate
- #delay - The gate delay
- Not required, used for simulation
- <instance_name> - Any name that you want
- Not required for Verilog gate primitives
- (port_list) - The port connection
<gate_name> #<delay> <instance_name> (port_list);