Delay Matrix Analysis
Calculates combinatorial logic delays
Typically used to evaluate input pin to output pin delay
Internal point to point delay analysis is possible by setting node source and destination for analysis
Combinatorial
Logic
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â