Reducing Interconnect Delay- MAX 9000

• Set place & route control

  • Clique assignment to place logic in same Row
    • Soft assignment
    • MAX+PLUS II can override
  • Set Pin/Location/Chip assignment to place logic in same Row
    • Hard assignment
    • MAX+PLUS II can not override

• Implement logic in smaller bit slices to allow each slice to be implemented on the same Row

  • May need to duplicate control logic in each slice
  • Avoids using the Column interconnect

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기