In Design

• Use D Flip-Flops Rather than Latches

  • Latches Are Implemented in LUTs, Impairing Utilization

• Use “Free” Control Signals/Ports of Registers

  • “Free” Asynchronous Clear, Preset
  • Synchronous Clear and Preset Will Use LUT Inputs

• Balance Registers to Maximize Performance

Logic

Logic

Logic

10 ns

5 ns

5 ns

66 MHz

Logic

Logic

Logic

10 ns

10 ns

100 MHz

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기