Packages

• Packages are a convenient way of storing and using information throughout an entire model.

• Packages consist of:

  • Package Declaration (Required)
    • Type declarations
    • Subprograms declarations
  • Package Body (Optional)
    • Subprogram definitions

• VHDL has two built-in Packages

  • Standard
  • TEXTIO

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기