Writing VHDL Code for FSM
State Machine states must be an Enumerated Data Type:
TYPE state_type IS (idle, tap1, tap2, tap3, tap4 );
Object which stores the value of the current state must be a Signal of the user-defined type:
SIGNAL filter : state_type;