Writing VHDL Code for FSM

• To determine next state transition/logic:

  • Use a CASE statement inside IF-THEN statement that checks for the clock condition
    • Remember: State machines are implemented using registers
      

• To determine state machine outputs:

  • Use Conditional and/or Selected signal assignments
  • Or use a second Case statement to determine the state machine outputs.
    
    
    
    

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기