Overview

The two main concurrent statements are the following.

• Process statements
  
  
• Block statements
  
  

VHDL provides two concurrent versions of sequential statements.

• Concurrent procedure calls
  
  
• Concurrent signal assignments
  
  

The component instantiation statement references a previously defined hardware component.

Finally, the generate statement creates multiple copies of any concurrent statement.