PPT ½½¶óÀ̵å
Signals & Ports
signal A : integer ; signal B : bit ;signal C : integer ;signal D : std_logic ;
A <= C;A <= C + 1;A <= B;D <= C;B <= D;
Data-types must match on signal assignments !
4
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â