The two main concurrent statements are the following.
A block statement defines a block. Blocks are named collections of concurrent statements, optionally using locally defined types, signals, subprograms, and components.
VHDL provides two concurrent versions of sequential statements; concurrent procedure calls and concurrent signal assignments.
The component instantiation statement references a previously defined hardware component.
Finally, the generate statement creates multiple copies of any concurrent statement.