Control the Hierarchy (1)
Eliminate (default) or save hierarchical boundaries
Flat designs yield best results because more merging and sharing of boolean logic occurs
However, small blocks are easier to debug
- Easier to match source HDL code to synthesized design
Synthesis goals (Speed or Area) and Effort level can be defined for each module