Control the Hierarchy (2)
Hierarchical blocks may be eliminated or saved
By default, hierarchical boundaries are eliminated
Flat designs yield best results because more merging and sharing of boolean logic occurs
Synthesis goals (speed or Area) and Effort level are defined for each module