PPT ½½¶óÀ̵å
Design Synthesis & Retargetability
Synergy HDL
Synthesis
Cadence/Synergy
Synthesis
Libraries
Design Optimization
for FPGAs
FPGA Designer
Post Implementation
Netlist & SDF
PLD & FPGA Designer
Schematic Redraw
Functional Simulation / Verification
OpenSIM BackPlane
Netlist Creation
VerilogLink/VHDLLink
Timing
Simulation
Verilog-XL,
LeapFROG
or
Rapidsim
Simulation
Libraries
*XNF
*Xilinx Netlist Format
Simulation
Libraries
VHDL, VERILOG
Timing Backannotation
X-BLOX
Design Flow
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â