PPT 슬라이드

Synthesis

Synopsys

FPGA Compiler or

Design Compiler

Constraints

File

*Standard Interface Netlist Format

** Standard Delay Format

LogiBlox

LogiCores

Optional

Place & Route

PAR (Place & Route)

Functional Simulation

Synopsys

VHDL System Simulator

or

3rd Party

VHDL/VERILOG Simulator

VHDL,

VERILOG,

*SDF

Static Timing Report

Synopsys

VSS Simulator

or

3rd Party

VHDL/VERILOG Simulator

Post-layout Verification

Synthesis

Library

Netlist

(XNF or *EDIF)

Implementation Tools

HDL Source File

(VHDL or

Verilog HDL)

Xilinx Unified Libraries

VHDL/VERILOG Models

Design Flow

M1

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기