Sync I/O Constraints (1)
Timing requirements for the design are described by defining system delays
System delay include these questions:
What is the clock period?
When do inputs arrive at IC2?
When must outputs be stable to meet setup at IC3?
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â