PPT 슬라이드
DSP LogiCOREs Exploit FPGA Architecture
Matrix of 16 by 1 RAM primitives
- Look-up-table logic
- FIFOs, shift-registers, …
- Multiple small memories
10,000 RAM primitives on a chip
Regular, monolithic, scalable structure
Efficient: 1 - 3 Million MACs per CLB