Creating Bidirectional Signals Using Verilog

The following code shows demonstrates how to implement bidirectional signals in Verilog:

always @( clk or enable) begin
if(clk)
out0_int = data0;
end
assign out0 = (enable)?out0_int:1'bz;
assign out1= out0_int^out0;