Assigning Global Nets Manually in ABEL

You can manually assign selected signals to global nets with the BUFG attribute:

Xilinx Property ‘BUFG=CLK my_clock’;

Xilinx Property ‘BUFG=OE my_enable’;

Xilinx Property ‘BUFG=SR my_reset’;