|
|
|
|
|
For information on using COREs in schematic designs, refer to the “Schematic Designs With Instantiated CORE Generator Cores” section of the “Design Methodologies - Schematic Flow” chapter.
For information on using COREs in HDL designs, refer to the “CORE Generator COREs in a VHDL or Verilog Design” section of the “Design Methodologies - HDL Flow” chapter.