Verilog HDL Design Entry

Verilog HDL Synthesis flows using Synopsys appear in detail in the Xilinx Synopsys (XSI) Interface and Tutorial Guide.