Sync Constraint Example
OFFSET defines the delay of a signal external to the chip, relative to a clock. Internal clock delays are determined by Software
NET “CLK” PERIOD = 40;
NET “ADD0_IN” OFFSET = IN 14 AFTER CLK;
NET “ADD0_OUT” OFFSET = OUT 12 BEFORE CLK;